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Abstract 
The BIST implementation of a conventionally synthe-
Sized controller in most cases requires the integration of an 
additional register only for rest pl/TpOses. This leads to 
some serious drawbacks cOlleeming the fault coverage, the 
system speed Gild the area overhead. A synthesis technique 
is presemed which uses the additiOfUll test register also to 
implw;em the system junction by supporting self-teslable 
pipeline-like colltroller structures. It will be shown, that if 
the need of two differellI registers in the final structure is 
already taken into account during synthesis, then the over-
all numberofflipflops can. be reduced, and the/ault cover-
age and system speed call be enhanced. TIle presellted algo-
rithm constructs realizations of a given fin ite state ma-
chine specification which can be trivially implemented by 
a self-testable structure. The efficiency of the procedure is 
e,lsured by a very precise characteriwtion of the space of 
suitable realizations, which avoids the computational over-
head of previQusly published algorithms. 
1 Introduction 
The increasi ng demand for highly reliable micro-elec-
tronic syste ms in various safety-cri tical applications 
prompts for extremely high quality standards, which have 
to be guaranteed by refined testing techniques. Built-in 
self-test (BlST) is of part icular importance, because it al-
lows an efficient production testing and the capabilities for 
pattern generation and test response evaluation on chip can 
also be used for periodic maintenance tests [1]. 
Often the BIST is implemented by so-called multi-func-
tional test registers like the well-known BILBO which are 
able to work as a system register, to generate test patterns 
and to compress the test responses by signature analysis. 
Such registers have been developed for random, detenninis-
tic, pseudo-exhausti ve, and weighted random pattern test-
This work was supported by EP 7107 ARCHIMEDES. 
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ing [4, 9, 17.20,26]. However, in general it is not pos-
sible to use one multi-functional register [or test pattern 
generation and test response evaluation concurrently, since 
this way the required properties of the tes t patterns can 
only be ensured in some special cases l12, 14 , 191. In 
most cases two different registers are necessary to generate 
the patterns and to compress the lest responses. Conven-
tional synthesis procedures for controllers and even most 
o[ the advanced synthesis techniques for sequentially irrc-
d undant and easily tes table controllers do nol take into 
account this fact (2, 5, 6, 7, to, I I, 13,22,23,24]. They 
usually provide a circuit structure as shown in figure I, 
which has to be complemented by an extra test register for 
BIST (see figure 2). 
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Figure I: Conventionally synlhesized controller structure. 
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figure 2: Required modifications for 8 IST. 
During test mode the. regis ter T is used as pattern gener-
ator and the multi-functional register R is configured as 
signature analyzer, during system mode T must be trans-
parent. This configuration with an exlra register o nly [or 
test purposes has some serious drawbacks: 
I) The number of fl ipflops must be doubled. 
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2) In system mode the test regis ter T must be transpar-
ent o r bypassed. This prolongs the critical path and 
may slow down the system speed of the controller. 
3) There are faul ts on the feedback lines from R to the 
inputs o f C which are not detected, as these lines are 
not completely exercised during self-test. This holds, 
even if the connections between R and T are tested in 
an additional step. 
The above mentioned drawbacks can be avoided if the 
required additional test register T is also used to implemem 
the system fu nction. This resul ts in a pipeli ne-like struc-
ture as shown in fi gure 3 and described in delail in [18). 
inputs ~ output 
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,-
: ,- ~ ~ "r- eI ~ 
'" 
c, 
'- '-
Figure 3: Controller target structure. 
A state of the contro ller is represented by the contents 
of both registers RI and R2, and the state transition func-
tion is implemented by two independent combinational 
circuits C I and C2. Clearly none of the registers needs to 
be transparent during system mode and there is no addi-
tional delay imposed this way. The self-test can be per-
fonned in two sessions by alternatively using one of the 
regis ters for pauern generation and the other for signature 
analysis. Moreover, as there is no transparency mode or 
bypassing a complete fau lt coverage is possible. In general 
the registers Rand T of figure 1 b are wider than the regis-
ters R 1 and R2 of the proposed target structure. hence the 
structure of fig ure 3 needs less nipflops then the sel f-
testable structure of figure lb. Furthennore, also the com-
binational circuits Cl and C2 are smaller than the original 
circuit. As a consequence the critical path in C I, C2 and 
the output function is shorter than in the circuit C of fig-
ure 1. This allows higher clock rates and thus leads to a 
rugher system perfonnance. 
Il is important to note that this structure is different 
fro m structures prov ided by decomposition techniques 
where the resulting submachines contain internal feed back 
loops [1 6, 3. 151. In [181 a computationally expensive 
search procedure was used for a feas ibili ty study of the ap-
proach. In this paper a computationally efficient synthesis 
procedure for target structures as shown in figure 3 is pre-
sented. which makes the approach generally applicable. In 
contr.ut to known approaches trying to reduce dependen-
cies between statc variables by appropriate state codi ng the 
presented procedure relies on algebraic structure theory to 
address the problcm already at the fini te state machine 
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level [25, 8). The theoretical basis of the work is a very 
precise characterization of the search space. 
The organization of the paper is as follows: In section 2 
the main resul ts of [1 8] are brieny summarized. Subse-
quently in section 3 the main theorem for a precise charac-
terization of the search space is proven and an efficient 
search procedure is developed. Section 4 provides experi-
menw results achieved for a colleclion of finite state ma-
chine benchmarks [McEI 93]. Conclusions are given in 
section 5. 
2 Partition Pairs and Self-Testable 
Realizations 
The problem of synthesizi ng controller structures com-
patible with BIST can be reduced to the problem of con-
structing suitable realizations of the original fini te state 
machine specifications. 
Throughout this work it is assumed that a controller is 
fu ll y specified as a mealy-type fin ite state machine M :::;; 
(S, I, 0, 15, A) with a finite non-empty set of states S, a 
fini te non-empty set of inputs I , a fin ite non-empty set of 
outputs 0. a next state function 15: S X I -+ S and an 
output function A: S X I -+ O. 
To guaran tee that a fin ite statc machine can be imple-
mented by a self-testable structure it is necessary to require 
some additional properties. 
Definition 1: Let M :::;; (5, I, 0, b, A) be a finite 
state machine. M is called afiniu state machine support-
ing a self-testable structure, if and only if there are selS SI 
and S2 and functio ns 151: $ I X I -+ $2. 152: 52 X I -+ 
SI> such that S = S I X S2 and S«S I . S2). i) = (b2(S2. i), 
151(S I, i» ho lds for all s = (sJ,s2)e Sandie I. 
Obviously the straightforward implcmcnlation of such a 
fin ite state machine with logic blocks for S" ~ and A and 
registers for S 1 and S2 provides a self-testable structure as 
shown in figure 3. 
Self-testable contro llers can therefore be synthesized 
from fin ite state machine specifications in two steps. First 
a finite state machine which real i7..C5 the specification and 
which supports a self-testable structure is constructed and 
then state coding and logic mi nimiwtion algori thms are 
applied to this realization. A precise definition of the tenn 
realization can be found in [16. 18]. 
In [181 it has been shown that sclf-testable realizations 
for a fin ite state machine M :::;; ($, I, 0, 15, A.) correspond to 
specific pairs of equivalence relations on the set of states 
S. In the following equivalence relations on S will always 
be considered as subsets '" c;; S X S. T his way the set 
theoretic operalOrs ./'"''' (intersection) and .. u" (union) are 
dcfined for equivalence relations and there is a partial order-
ing on the set of equivalence relations given by "e" (sub-
set). The intersection of two equivalence relations is again 
an equivalence relation, but the union need not be transi· 
tive. Therefore an operator .. +" is defined for equivalence 
relations by "' 1 + "'2 := ("" u "-2l. where .... t denotes the 
transiti ve closure of a relation 't.. For an equivalence rela-
tion '" C S X S and an element s e S the corresponding 
equi valence class is denoted by {sl",. The set S/", of equiva-
lence classes completely specifies "", and for convenience 
we describe ..,. mostly by S/ .... and not by enumerating all 
the pairs. 
Definition 2: Let M :: (5, I, 0 , 0, "-) be a finite 
stale machine, and let '\. , ~ C S X S be equivalence rela-
tions on S. ('L-. ~ ) is called a partition pair for M, if and 
only if (5, I) e '" => "1 i e I: (S(s. i), oCt, i» e ~F holds. 
If (-;)., .,,) is a partition pair, too. then ("'. ~F is called a 
symmetric partition pair. 
For thc construction of sclf-testable realizations sym· 
mctric partition pairs are of special interest. The following 
theorcm has been shown in [18J: 
Theorem 1: Let M = (S, I, 0, 0, A) be a finite state 
machine. Lei & denote the equivalence of states and let (;" 
~F be a symmetric partition pair for M satisfying ;, n ~ c 
e. Let M* = (S*, 1*, 0*, 0*, J...*) bcdefined by 
(i) 5*:= 51;, X S/-:;, 1* := I, 0* := 0, 
(ii) 0*((51> 52), i»:= (02(S2, i), 0\(5\. i» with 
(i ii ) 
O\«{s},., i):= [0(5, i)h and 
02([S]':\., i» := [o(s, i»)"" and 
).*«51> 52), i):= 
J A(S. i) if S\ n S2 oF 0 
lo· else 
and s E 5\ n 52 
where 0'" E 0 is an arbitrary o utput value. 
Then M * is a finite state machine supporting a self-
testable structure which realizes M. 
Theorem I is illustrated by the following example. 
Example 1: Figure 4 shows the next state table of a 
small finite state machine. By SI'\. = {{ I , 2), (3, 4) ) and 
Sh = { { 1, 4}, {2, 3}} a symmetric partition pair (;" ~F 
with;, n -:; c e is defined. 
cquivaJen 
classes 
under ..... 
o 
equivalence 
classes 
under ~ 
Figure 4: Effect of a partition pair ("'. ':\.) on the next Siale 
table of a finite state machine. 
The resulting mappings 0]: $/;, X I -+ pL~ and 
02: pL~ X I -+ 51;" which provide the state transition 
func tion 0"', arc shown in figure 5. 
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~ 1 0 ~ 1 0 
[11", x2N~ (l1Q. xlF~ [3]", Ill", 
[31 ..... xNN~ xz]~ [2JQ. [1]", [31" 
Figure 5: Tables for 5t: Sf ..... X I --jo S/Q. anti 82: S/':\. X 1-+ 
S/'\,. 
1f[lh and [l h are both encoded by I and [3]", and [2JQ. 
are encoded by 0, then the constructed finite state machine 
M* = (S/;, X 51-:; , I, 0 , 0* I A *) can be impleme nted by 
the structure shown in figure 6. 0 
Figure 6: Structure of M*. 
Theorem 1 has two consequences for the synthesis of 
self· teslable controllers. Firs tly. there is always a trivial 
self-testable realization for a given finite state machine M 
= (S, 1, 0, 8, ).), sincc the identity relation 1A! c 5 X 5 
provides a symmetric partition pair (W , ';"&' ) with .;..~ n 
.;..&. c e . The resulting fin ite state machine M* = (SI';"&' X 
S/1..t£, I, 0 , 0·, )'.) corresponds to simply "doubling" the 
original machine. Secondly, the problem of finding an op-
timal self-testable realization with small registers of about 
equal size can be formulated as follows: 
Problem OSTR (Optimal S elf-Testable Realiza-
tion): Lei M = (S, I, 0, /), A) be a finite state machine. 
Find a symmetric partition pair ("", ~F with"" n ~ c e, 
such that 
(i) rlogZISI""ll + rlog2 fpL~fl is minimal, and 
15/",,1 
(ii) I IShl - 1 I is minimal 
for all pairs satisfying (i). 
In the next section an algorithm for OSTR will be de-
veloped, which is based on an efficient enumeration proce-
dure for symmetric partition pairs. 
3 An Efficient Algorithm for OSTR 
In the previous section it has been shown that the prob-
lem of synthesizing self·testable controllers can be reduced 
10 finding suitable symmetric partition pairs. The algo-
rithm to be developed in this paragraph rigorously exploits 
the symmetry requirement in order to restrict the search to 
a small number of candidate pairs. It is based on the no-
tion of ,,mm-pairs" which will be introduced in the sequel. 
Definition 3: Let M ::: (S, I, 0, 6, A) be a finite 
state machine and let .... , ~ c S X S be equivalence rela-
tions. Then m( .... ) denotes the e-minimal equivalence rela-
tion. such that ( ..... m( .... » is a panition pair, and ME~F de-
notcs the e-maximal equivalence relation, such that 
EME~FI ~F is a partition pair. ( .... , ~F is called an Mm-pair, 
if both ME~F = .... and m( .... )::: ~ hold. ffmE~FWWW .... and m('I.) 
WWW~ are both true, then ( .... I~F is called an mm-pair. 
The Mm-pairs for a finite statc machine can be regarded 
as the skeleton for the set of all partition pairs [16J, and 
the basic procedure for OSTR described in [18] used an 
enumeration procedure for the set of Mm-pairs. Since 
Mm-pairs need not be symmetric, this resulted in an un-
necessary computational overhead. In the following it will 
be shown that the set of symmetric partition pairs can be 
directly characterized by mm-pairs. By definition of the m-
operator an mm-pair is a symmetric partition pair. To 
show that it is sufficient to concentrate on mm-pairs some 
more theoretical effort is required. The first result derived 
from the symmetry property concerns the iterative con-
s~ction of an mm-pair from an. initial relation ~. With 
ml(p) denoting the relation m(ml-1(p)), where ml~F W WWW 
p. the following lemma can be shown. 
Lemma 1: Let M = (S. I, 0, (), A) be a finite state 
machine, and let i' e S x S be an equivalence relation. 
Then the relations 
- -
m"'"(p) := Lm2i(p) ""d modd(p):= L m2i+I(p) 
i=O i_O 
constitute an mm-pair (meven(p'). modd(p»). Further-
more, if ('I., ~F is any symmetric partition pair with p c 
'\.. then rrFven(p) e'l. and modd(p) e~. 
Some useful properties of the operators meven and 
mood can inductively be derived from the corresponding 
properties of the m-opcrator proven in [16]. 
Observation 1: Let M ::: (S, I, 0, (), A) be a finite 
state machine. and let .... , ~ e S x S be equivalence rela-
tions. Then meven('I. + ~ ) ::: meven('1,) + mevenE~F and 
m~Jy. H~FWWW modd( .... ) HmoddE~F. 
Observation 2: Let M ::: (S. I, 0, 5, ).) be a finite 
state machine, and let 'L- e ~ e S x S be equivalence rela-
tions. Then meven('L-) e mevenE~F and modd('L-) C 
moddE~F. 
The following characterization of symmetric partition 
pairs is an immediate consequence of lemma I . 
Theorem 2: Let M "" (S, I, 0. (). A) be a finite state 
machine, and let 'I. , ~ e S X S be equivalence relations. 
The pair ( ... . ~F is a symmetric partition pair. if and only if 
there is an mm-pair ( ...... ~ .F with ..... = 'I. and ~ '" e ~ e 
M( ....... ). 
With respect to problem OSTR it is important to note, 
that an mm-pair ( ........ ~ ... ) has the minimal intersection of 
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all pairs in {( .... I~Ff ... = ...... and~D" c~ eM("'''')}. i.e. if 
'I.'" EDF~ ... q. e. then-\. (') ~ q. e for all pairs in {E;"I~F I .... 
::: -\.'" and ~ ... e ~ e M('I. *)}. Consequently, if the set of 
mm-pairs does not provide a better solution than (-iA!, -iA!) 
for OSTR, then there is no better solution at all. Further-
more, using theorem 2 it is possible to derive all solu-
tions from the solutions found in the set of mm-pairs. 
Therefore the search space can be restricted to mm-pairs, 
and the algorithm for OSTR will be based on an efficient 
procedure to enumerate the sel of mm-pairs. 
It is possible to construct the set of mm-pairs from the 
base relations ~EpF :::: {ps,t I s,t E S I, where ps,t := 1..d. 
u {(so I). (t, s)} is the equivalence relation identifying the 
states sand t in S and distinguishing all other states. 
By lemma I an mm -pair ("', ~ ) is characterizcd by 
meven( .... ) ::: It- and modd(It-) ::: ~I Thus the set of all mm-
pairs for a finite state machine M = (S, I, 0, (), A.) is de-
scribed by !R.mm(M) := { (meven(-\.), m~Df.»N '1, e S x S 
is an equivalence relation). Obviously,'" - 1: ~sIt is 
(s,t)e ." 
true for any equivalence relation, and !}t mm(M) = 
{EmDDD"E~F.moddE~»f~ = L p. fP cfll(S)}. 
PE(/> 
1herefore !}tmm(M) can be constructed by enumerating 
all possible sums of relations in 58(S) and calculating lhe 
corresponding mm-pair with the help of the meven_ and 
the mood_operator. However. this would require a compu-
tational effon of 0(2 IS12) . In fact, only those rclations in 
58(S) have to considered which lead to different mm-pairs. 
To make this more precise a partial ordering "S" on equiv-
alence relations is introduced as follows: 
Definition 4: Let M ::: (S. I, 0, (). A) be a finite 
state machine, and let 'I. , ~ C S x S be equivalence rela-
tions. Then ~ is said to dominate '1, ( .... .,;; ~FI if and only if 
meven(;..) C mCvenE~F ..... and ~ are called mm-equivalent 
('1, - ~FI if both .... .s {l. and ~ .,;; .... are true. 
It is easily verified that - is in fact in equivalence rela-
tion, and observations I and 2 provide the following ob-
servation: 
Obsenation 3: Let M = (S, I , 0, (), A) be a finite 
slate machine, and let 'I.. ~ e S x S be equivalence rela-
tions. Then 'I. S ~ implies mevenE~ F = mCven('1, + {l.). 
For mm-equivalent relations .... - ~ observation 3 yields 
mCven( ... ) ::: meven('I. + ~ ) = meven( {l.) and therefore the 
same mm-pair is obtained from .... and {l.. To construct the 
set of all mm-pairs it is sufficient to consider the quotient 
space 58(S)1-. 
Theorem 3: Let M ;; (S, I , 0, li, A) be a finite state 
machine. and let - denote the mm-equivalencc of relations. 
Then the set of mm-pairs for M is characterized by 
9tmm(M)= 
{(mevenC"'), modd('1..» I '" = L p,!P c &I(S)/- }. 
/,E11' 
Making use of theorem 3 and observation 1 the follow-
ing basic search tree (V, E) can be constructed to enumer-
ate all mm-pairs. First the quotient &1(8)/- is computed. 
This computation also provides the set meven := 
{ mel/cIl(",) I '\. E $(S)/- }. With ,"",even::: {'mI. 1f\.2 •.•. } 
ordered arbitrarily (y, E) is defined by: 
V:= !J>(mCven) 
E:= {(JV'j , JY'2)e VxV I JY'2 = Jll'j u I'm.k) with 
k> max{ i lmi E JY'Il} 
The root of the search tree is 0. Each vertex: in this tree 
corresponds to a subset JY' c 1'1'\ even and provides an 
mm-pair (1\. , m(TIo» with "":= L. mi . The tree has 
mjE ..tV' 
(mellcnr I I 0(2 ) vertices and in general m cven is much 
smaller than ISI2, which already leads to an enormous re-
duction of the computational effort compared to the 
straightforward approach. In addition to that, observation 3 
shows (hat edges (JY', JY' U (11\}) in the search tree with 
'"" ~ 'rio := L 'm,.i can be omitted, since in this case 
1l'\.jE JY' 
mevenC'Tlo + '"") == mCve n('f\.). Therefore a reduced tree 
(V·, E·) with 
E*:= {(JY'I , JY'2)E VxV I JY'2=JY'tV {mk} with 
k > max{i 1 '""i E JY'I) and mk:t L } 
mieJY'! 
is sufficient to get all mm-pairs. 
To solve problem OSTR the tree 01·, E·) can be tra-
versed using a breadthfirst or depthfLfSt strategy. For each 
. 
vertcx JY' the relation -n.:== L 'lTl.j is calculated. If 
""'iE JY' 
m(-n.) n 'rio C e is true, then the rom-pair (-n., m(-n. )) is a 
solution for OSTR. The costs 
IS/mC,...,)! 
rlog2IS/m('rIo)11 + r log2 15/1\.11 and I IS/'I'Io1 - t I 
are calculated for this pair and compared to the lowcst 
COSLe; obtained so far. Finally the solution with minimal 
costs is selected to realize the specification. 
The specific requirements of problem OSTR provide 
another criterion to prune the search tree and make the 
basic procedure computationally more efficient. 
Lemma 2: Let M = (S, I, 0, 0, ;l.) be a finite state 
machine, and let (V·, E*) be the search tree defined above. 
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For (JY' " JY'2)e E let '1\.1 :::: L 'IT\.jand1\.2:= 
'""ie J'{' I 
1: mi· If m(-n.I) n "" I <Z: Co, then m(""2) n ""2 ct. e. 
""'ieJY'2 
As a consequence of lenuna 2, once a node JY' in the 
searchtree with mC1\.) n1\. ct. to is reached, all of its succes-
sors have this property and the subtree rooted at JY' can be 
<liscanIed. 
4 Experimental results 
The algorithm for problem OSTR described in section 3 
has been implemented as a depthfirst procedure and has 
been applied to the fin ite state machine benchmarks dis-
tributed for the International Workshop on Logic Sy n-
thesis '93 (211. For incompletely specified finite state 
machines don't care transition were fixed to transitions 
with next state = present Slate and output don't cares were 
set to zero. For 23 examples a nontrivial solution of 
OSTR (i.e. a solution different from (W, i-d» cuuld be 
found. Table 1 shows the results in more detail for some 
of these examples. 
Nome lSI 15]1 152 1 #FF, om 
(convcn- (OSTR) 
tional) 
bbara 10 7 7 8 6 
bhsse* 16 8 8 8 6 
beecount* 7 4 6 6 5 
dkl6 27 21 23 10 10 
dk5 12 15 \I 14 8 8 
ex!· 20 17 19 10 10 
mark!· 15 
" 
6 8 7 
planet· 48 44 45 12 12 
8 !488 48 44 45 12 12 
81 494 48 44 45 12 12 
s208 18 10 10 8 8 
shift reg 8 2 4 6 3 
sse* 16 8 8 8 6 
I" 4 2 2 4 2 
Ibk 32 16 16 10 8 
Table I: Results of depthfirst search procedure for problem 
OSTR (incompletely ~pedfied cxamples are marked 
with an asterisk). 
Column 2 contains (he number of states of the specifi-
cation. Columns 3 and 4 show the number of states in the 
factors S] and S2 of the best realization found , and 
columns 5 and 6 list the required number of flipflops for a 
conventional BlST and for an optimized BIST structure 
based on the presented approach. The results show that for 
eight examples the number of f1ipflops required for the op-
timized structure is less than for a conventional SISTo For 
shiflreg and tav even the lower bound I S I I· I S2 I = I S I is 
achieved and the number of flipflops is reduced to 50%. In 
tenns of hardware costs the gain is even higher, because 
the transparent register for the conventional solution is 
more costly to implement than the registers used for the 
presented approach. 
Since the overall hardware costs for both alternatives 
can only be compared after state coding and logic minimi-
Ultion, a state coding algorithm is currently being devel-
oped which takes advantage of the self-testable decomposi-
tion. A prototype version of this algorithm followed by 
ESPRESSO was used to determine the required PLA area 
for the circuits CIt C2 and the output function A (5J. The 
PLA area for the circuit C of a conventional implementa-
tion was detennined by applying NOV A to the finite state 
machine specifications [24]. In both cases the PLA area 
was estimated by (2·i + o)-p, with i, 0, P denoting the 
number of inputs, the number of outputs and the number 
of product terms, respectively. Table 2 shows the results. 
N,me 
"'" 
,rea ore, total .reo 1: 
for C1 for Y: for A ,rea 1: forC C 
bbara 320 320 108 748 550 1.36 
bbsse • 351 252 546 1149 990 1.16 
beecount· 126 90 8 224 228 0.98 
dkl6 1045 931 432 2408 1584 1.52 
dk512 224 182 114 520 323 1.61 
exl· 1053 1161 1815 4029 2652 1.52 
planet· 2272 2304 3420 7996 4539 1.76 
51488 2738 2701 3355 8794 7473 l. 18 
sl494 2808 2736 3528 9072 7897 1. 15 
s208 176 176 210 562 780 0.72 
shiflreg 3 12 3 18 96 0.19 
• 351 252 546 1149 990 1.16 ne 
,,, 3 3 128 134 198 0.68 
Table 2: Comparison of PLA areas for conventional 
implementations and optimized self-testable 
rcalizations. 
The results show that for all examples the PLA area for 
the circuits CJ, C2 and the output function is smaller than 
the PLA area for C. Therefore it can be assumed that in a 
multi-level implementation the critical path in each com-
binational logic block of the self-testable implementation 
is shorter than in the logic block of a conventional imple~ 
tl5 
mentation. Higher clock rates and a highcr performance 
can thus be expected. For four examples even the total 
PLA area for the circuits CI, C2 and the output function 
together is less than the PLA area for the conventional 
implementation. Moreover, for all examples the total PLA 
area is smaller than the area obtained by simply doubling 
the original network C. This is true even for planet, sl488 
and s1494 were the specification with 48 states could only 
be decomposed into factors with 44 and 45 states, respec-
tively. 
Table 3 compares the computational effort for the pre-
sented algorithm and the basic a1goritiun used in [18]. For 
both procedures the size IVI of the search tree and the num-
ber of the nodes that have to be investigated to find the op-
timal solution are listed. 
N'me lSI log2 1VI # nodes log2 1VI # nodes 
investi - [181 investi -
gated gated 
[ 18) 
bbara 10 7 19 43 815 
bbsse· 16 43 timeout -
beecount· 7 15 85 - -
dkl6 27 20 15437 206 337041 
dkSI2 15 15 221 56 343853 
ex t · 20 10 53 - -
markl· 15 45 timeout - -
planet· 48 9 75 -
81488 48 9 75 -
· 
s l494 48 9 75 
· 
-
s208 18 28 255 · · 
shiftreg 8 17 811 7 49 
sse· 16 43 timcout · · 
,,, 4 5 21 7 47 
,bk 32 11 55 · · 
Table 3: Computational effort for exhaustive search. 
The results confirm that the presented approach is able 
to characterize the scarch spacc significantly better than the 
procedure used in [18J. For cxample for dkl6 the search 
tree can be reduced from 2206 10 220 nodes. Moreover, the 
impact of lemma 2 on the computational effort can be 
seen clearly. For almost all examples the optimal solution 
could be found by investigating only a small number of 
nodes. The limit of 500 000 nodes (timeout) was reached 
only by bbssee, mark I and sse. But as table 1 indicates, 
for these examples a large number of possible solutions 
could be found before the limit was reached. All examples 
which did not provide a non-trivial solution could be iden-
tified quickly. 
5 Conclusions 
Pipeline-like controller structures implement the states 
of the specification by two different muhi-functional 
system registers. A self-tes t can be performed. in two ses-
sions without any extra hardware by alternatingly using 
the registers for test pattern generation and signature 
analysis. This architecture increases the fault coverage as 
well as the system performance. 
An efficient algorithm has been presented to generate 
minimal pipelined realizations from state transition dia-
gr.tms. The proposed algorithm relies o n algcbr.tic struc-
ture theory to construct realizations which can be trivially 
implemented by a self-testable structure. The efficiency of 
the procedure is ensured by a very precise characterization 
of the space of suitable realizations, the theoretical basis 
of which is the newly introduced concept of mm-pairs. 
The experimental results show that in general a shorter 
critical path and thus a higher performance can be expec-
ted. In many cases the number of flipflops is less than the 
respective number for a conventional BIST, and in some 
cases even the total PLA area is reduced. This confirms 
that not only higher speed and fau lt coverage can be ob-
tained this way, but also area can be saved. 
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